India, Republic of (Press Release) June 10, 2008 --
ClearSpeed, noted for delivering power-efficient, high-performance processors, used Hydra to design a processor for massively parallel compute applications in scientific, financial and embedded markets. One of the panels of the multicore chip contains 3.6 million standard cells and nearly 500 hard macros.
Hydra's intuitive, auto-interactive capabilities enabled ClearSpeed to develop a final floorplan more quickly. Using Magma's Relative Floorplanning Constraints™, the designers were able maintain the placement of associated objects and specify which parts of the floorplan to maintain while continuing to optimize the rest.
ClearSpeed has long partnered with Magma on 130- and 90-nm processor designs. ClearSpeed has already begun using Hydra its next-generation processor that will be implemented in 45-nm technology. With Hydra's black-box technology, the designers have been able to start making decisions on the floorplan of this 30-million cell design using just the top-level netlist. ClearSpeed will complete the design using the entire Magma Talus® IC implementation suite and Quartz™ timing and extraction software for sign-off.
"Our guiding principle is to deliver high-performance, highly reliable and power-efficient systems," said Simon Bewick, director of Hardware at ClearSpeed. "By collaborating with Magma to define next-generation tools, we consistently achieve first-time success with our processor designs. The Hydra automated technology has increased our designers' productivity by enabling rapid prototyping on very large designs – starting from auto-interactive shaping and macro placement to budgeting. Hydra has also enabled us to start design planning very early in the design cycle."
"Leading-edge design firms such as ClearSpeed have enabled Magma to maintain its technological position within the industry," said Kam Kittrell, general manager of Magma's Design Implementation Business Unit. "With its valuable feedback, we are able to continue to produce a line of superior tools that now include Hydra."
Hydra can be used in third-party flows or integrated with Magma's Talus IC implementation system. Used in conjunction with Talus Design or Talus Vortex, Hydra offers seamless integration from prototyping to implementation within the same data model. Hydra is seamlessly integrated with RioMagic™, Magma's package-aware chip planning solution, enabling early I/O planning and placement tradeoffs for both peripheral and flip-chip packages and full-chip DRC-clean 45-degree redistribution layer (RDL) routing.
Hydra's intuitive, auto-interactive capabilities enabled ClearSpeed to develop a final floorplan more quickly. Using Magma's Relative Floorplanning Constraints™, the designers were able maintain the placement of associated objects and specify which parts of the floorplan to maintain while continuing to optimize the rest.
ClearSpeed has long partnered with Magma on 130- and 90-nm processor designs. ClearSpeed has already begun using Hydra its next-generation processor that will be implemented in 45-nm technology. With Hydra's black-box technology, the designers have been able to start making decisions on the floorplan of this 30-million cell design using just the top-level netlist. ClearSpeed will complete the design using the entire Magma Talus® IC implementation suite and Quartz™ timing and extraction software for sign-off.
"Our guiding principle is to deliver high-performance, highly reliable and power-efficient systems," said Simon Bewick, director of Hardware at ClearSpeed. "By collaborating with Magma to define next-generation tools, we consistently achieve first-time success with our processor designs. The Hydra automated technology has increased our designers' productivity by enabling rapid prototyping on very large designs – starting from auto-interactive shaping and macro placement to budgeting. Hydra has also enabled us to start design planning very early in the design cycle."
"Leading-edge design firms such as ClearSpeed have enabled Magma to maintain its technological position within the industry," said Kam Kittrell, general manager of Magma's Design Implementation Business Unit. "With its valuable feedback, we are able to continue to produce a line of superior tools that now include Hydra."
Hydra can be used in third-party flows or integrated with Magma's Talus IC implementation system. Used in conjunction with Talus Design or Talus Vortex, Hydra offers seamless integration from prototyping to implementation within the same data model. Hydra is seamlessly integrated with RioMagic™, Magma's package-aware chip planning solution, enabling early I/O planning and placement tradeoffs for both peripheral and flip-chip packages and full-chip DRC-clean 45-degree redistribution layer (RDL) routing.

Magma® Design Automation Inc. (NASDAQ: LAVA), a provider of chip design software, announced today that ClearSpeed Technology completed a 90-nanometer (nm) design using Hydra™, Magma's new automated fl
Email
Print
SPAM





